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Abstract - This paperpresents a procedure for an accurate charac- 
terization of parasitic effects of terminal pads in microwave de- 
vices. This procedure is based on the measurement of S and Noise 
parameters of the device with two different sets of calibration 
standards, and simplifies the process of extracting the parasitic 
elements of the small signal equivalent circuit. 
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I. INTRODUCTION 
An accurate characterization of high frequency device para- 
sitics is essential in the development of Monolithic Micro- 
wave Integrated Circuit (MMIC) technologies at the level of 
both device fabrication and circuit design. The degradation of 
the device performance due to the parasitics can be observed 
in both the S and noise parameters. The sources of these para- 
sitics in high frequency semiconductor devices can be found 
in intrinsic deficiencies coming from the own device, as well 
as from the device terminals. The characterization of micro- 
wave transistors such as HEPvlTs is particularly difficult, since 
in the small signal equivalent circuit of these devices nearly 
50% of all the circuit elements are needed to model parasitics 
[I]. 
The extraction of the equivalent circuit of high frequency 
transistors is usually performed by means of the cold FET 
method [2]. This method makes it possible to empirically 
extract all the model elements from S parameter measure- 
ments at different bias points. However, it does not provide 
direct information on the relative contributions to the parasitic 
effects of the terminal pads. 
This paper aims to present ia novel procedure to extract in- 
formation from the origins o? microwave transistor parasitics. 
This procedure is based on the comparison of on wafer S and 
noise parameter measurements made by using two different 
calibration kits. 
11. RESULTS 
In order to study the main contribution to the parasitics in our 
devices we have performed 'extensive S and noise parameter 
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Fig. 1. Layout of a 2x50 pn gate width device 
measurements in a number of samples covering different gate 
widths and number of gate fingers. Fig. 1 shows the layout of 
the investigated devices. The transistors are 0.15 pm gate 
length devices with gate widths ranging from 4x15 pm to 
2x100 pm. These devices were fabricated on a GaAs sub- 
strate, and feature a grounded source with a via hole that 
provides stabilization and facilitates broadband design. In 
addition., the coplanar terminals facilitate the accessibility of 
the devices via high frequency probes. 
The transistors were designed at Chalmers University of 
Technology and fabricated at the Philips Limeil Labs [3]. On 
wafer noise and S parameter measurements were performed 
in the range 2-26 GHz by using a probe station with a net- 
work analyzer (HP8510) and an automated noise measure- 
ment system ATN NP5. 
Two different calibration luts were used. The first one was 
implemented in the very same device wafer, as shown in fig. 
2. This kit is based on the TRL method [4]. It features two 
different line standards for broadband calibration and a con- 
stant impedance transmission line with two steps for verifica- 
tion. The second one was a calibration kit commercially 
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Fig. 2. Implemented calibration kit 
available for coplanar probes, fabricated in a ceramic sub- 
strate. 
The comparison between the measurements performed with 
the two calibration kits enabled us to investigate the influence 
of the contact pads, thus obtaining information that can hardly 
be achieved by means of other procedures. Since the first kit 
had the same coplanar to microstrip transition than the de- 
vices, this h t  was the only one which enabled us to effec- 
tively remove the influence of the pads. The small signal 
equivalent circuit was extracted using an in house Lab-View 
program, which is based in the cold FET approach [ 5 ] .  The 
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Fig. 3. Influence of the calibration procedure in the extraction of R, 
(squares) and & (circles). Open symbols: commercial kit. Solid imple- 
mented kit. 
method has been described elsewhere [ 5 ] ,  [6] .  
Fig. 3 shows the influence of the different calibration proce- 
dures on the values of the parasitic drain and source resis- 
tance (& and RJ. As it can be derived from this figure the 
main discrepancies are observed in h, and directly reveal the 
contribution of the pad resistance to the total parasitic resis- 
tance. In contrast, the values of & were not influenced by the 
calibration procedure, a fact which reveals the weak contribu- 
tion of the pads to this parasitic resistance. 
The use of the implemented calibration kit was especially 
important in the measurement of the phase reflection coeffi- 
cient, as it can be observed in fig. 4. The commercial kit led 
to a noticeable overestimation of this phase even at frequen- 
cies as low as 2 GHz. In addition, the use of this commercial 
kit led to different inaccuracies that were mainly found in the 
values of the parasitic drain and gate capacitances, which 
were overestimated in a 300%. This fact can clearly be ob- 
served in fig. 5 ,  and is consistent with the overestimation of 
the optimum reflection coefficient phase previously men- 
tioned. The measurements also showed us that the apparently 
negligible discrepancies found on the S parameters led to 
strong discrepancies in the extraction of the parasitic elements 
of the small signal model, as well as in the calculation of the 
optimum reflection coefficient for minimum noise figure. 
111. NOVELTIES 
A new procedure to investigate the influence of the terminal 
pads in the parasitic elements of a small signal equivalent 
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Fig. 4. Influence of the calibration kit on the estimation of the optimum reflection coefficient phase. Squares and circles: commercial kit (two different meas- 
urements were made to test the repeatability). Triangles: implemented kit. 
circuit of HEMT transistors is proposed here. This procedure 
is based on the investigation of the discrepancies found in the 
S and noise parameters measured with two different calibra- 
tion kits. The method can easily be applied in any commer- 
cially available on wafer measurement system, and the ideas 
on which it is based can also be extended to other microwave 
devices, such as diodes. 
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Fig. 5. Influence of the calibration kit on the extraction of the parasitic small signal elements. (a) commercial kit. (b) implemented kit. The total gate widths 
for each point are (from left to right) 4x15 pn, 2x35 pn, 6x15 m, 4x25 pm, 2x50 pn, 2x75 pn, 2x100 pn, 4x50 pn and 6x50 pm 
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